Introduction
Although currently available High Performance Computing (HPC) systems possess large computing capabilities, few existing applications are able to fully exploit this potential. The fact remains that development of e cient application software capable of exploiting available computing potential is non-trivial and is largely governed by the availability of su ciently high-level languages, tools, and application development environments.
A key factor contributing to the complexity of parallel/distributed software development is the increased degrees of freedom that have to be resolved and tuned in such an environment. Typically, during the course of parallel/distributed software development, the developer is required to select between available algorithms for the particular application; between possible hardware con gurations and amongst possible decompositions of the problem onto the selected hardware con guration; and between di erent communication and synchronization strategies. The set of reasonable alternatives that have to be evaluated is very large and selecting the best alternative among these is a formidable task. Consequently, evaluation In this paper we present a novel interpretive approach for accurate and cost-e ective performance prediction in a high performance computing environment and describe the design of a source-driven HPF 1 /Fortran 90D performance prediction framework based on this approach. The interpretive approach de nes a comprehensive characterization methodology which abstracts system and application components of the HPC environment. Interpretation techniques are then used to interpret performance of the abstracted application in terms of parameters exported by the abstracted system. System abstraction is performed o -line through a hierarchical decomposition of the computing system. Parameters required to abstract each component of this hierarchy can be generated independently, using existing techniques or system speci cations. Application abstraction is achieved automatically at compile time.
The performance prediction framework has been implemented as a part of the HPF/Fortran 90D application development environment developed at the Northeast Parallel Architectures Center, Syracuse University (see Figure 1) . The environment integrates a HPF/Fortran 90D compiler, a functional interpreter and the source based performance prediction tool and is supported by a graphical user interface. The current implementation of the environment is targeted to the iPSC/860 hypercube multicomputer system. its behavior. Performance prediction is then achieved by interpreting the execution costs of the abstracted application in terms of the parameters exported by the abstracted system. The interpretive approach is illustrated in Figure 2 and is composed of the following four modules:
1. A system abstraction module that de nes a comprehensive system characterization methodology capable of hierarchically abstracting a high performance computing system into a set of well de ned parameters which represent its performance.
2. An application abstraction module that de nes a comprehensive application characterization methodology capable of abstracting a high-level application description (source code) into a set of well de ned parameters which represent its behavior.
3. An interpretation module that interprets performance of the abstracted application in terms of the parameters exported by the abstracted system.
4. An output module that communicates the estimated performance metrics.
A key feature of this approach is that each module is independent with respect to the other modules. Further, independence between individual modules is maintained throughout the characterization process and at every level of the resulting abstractions. As a consequence, abstraction and parameter generation for each module, and for individual units within the characterization of the module, can be performed separately using techniques or models best suited to that particular module or unit. This independence not only reduces the complexity of individual characterization models allowing them to be more accurate and tractable, but also supports reusability and easy experimentation. For example, when characterizing a multiprocessor system, each processing node can be characterized independently. Further, the parameters generated for the processing node can be reused in the characterization any system that has the same type of processors. Finally, experimentation with another type of processing node will only require the particular module to be changed. The four modules are brie y described below. A detailed discussion of the performance interpretation approach can be found in 1].
System Abstraction Module
Abstraction of a HPC system is performed by hierarchically decomposing the system to form a rooted tree structure called the System Abstraction Graph (SAG). Each level of the SAG is composed of a set of System Abstraction Unit's (SAU's). Each SAU abstracts a part of the entire system into a set of parameters representing its performance, and exports these parameters via a well de ned interface. The interface can be generated independent of the rest of the system using evaluation techniques best suited to the particular unit (e.g. analytic, simulation, or speci cations). The interface of an SAU consists of 4 components: (1) Processing Component (P), (2) Memory Component (M), (3) Communication/Synchronization Component (C/S), and (4) Input/Output Component (I/O). Figure 3 illustrates the system abstraction process using the iPSC/860 system. At the highest level (SAU-1), the entire iPSC/860 system is represented as a single compound processing component. SAU-1 is then decomposed into SAU-11, SAU-12, and SAU-13 corresponding to the i860 cube, the interconnect between the System Resource Manager (SRM) and the cube, and the SRM or host respectively. Each SAU is composed of P, M C/S, and I/O components, each of which can be simple, compound or void. Compound components can be further decomposed. A component at any level is void if it is not applicable at that level (for example, SAU-12 has void P, M, and I/O components). Parameters exported by the i860 cube (SAU-11) are presented in Section 4.4. System characterization thus proceeds recursively down the system hierarchy, generating SAU's of ner granularity at each level.
Application Abstraction Module
Machine independent application abstraction is performed by recursively characterizing the application description into Application Abstraction Units (AAU's). Each AAU represents a standard programming construct and parameterizes its behavior. An AAU can be either Compound or Simple depending on whether it can or cannot be further decomposed. Various classes of simple and compound AAU's are listed in Table 1 . AAU's are combined so as to abstract the control structure of the application forming the Application Abstraction Graph (AAG). The communication/synchronization structure of the application is superimposed onto the AAG by augmenting the graph with a set of edges corresponding to the communications or synchronization between AAU's. The structure generated after augmentation is called the Synchronized Application Abstraction Graph (SAAG) and is an abstracted application task graph. The machine speci c lter then incorporates machine speci c information (such as introduced compiler transformations/optimizations which are speci c to the particular machine) into the SAAG based on the mapping that is being evaluated. Figure 4 illustrates the application abstraction process using a sample application description.
Interpretation Engine
The interpretation engine (or interpretation module) estimates performance by interpreting the abstracted application in terms of the performance parameters obtained via system abstraction. The interpretation module consists of two components; an interpretation function that interprets the performance of an individual AAU, and an interpretation algorithm that recursively applies the interpretation function to the SAAG to predict the performance of the corresponding application. Interpretation functions de ned for each AAU class abstract its performance in terms of parameters exported by the SAU to which it is mapped. Functional interpretation techniques are used to resolve the values of variables that determine the ow of the application such as conditions and loop indices. Models and heuristics used to interpret communications/synchronizations, iterative and conditional ow control structures, accesses to the memory hierarchy, and user experimentation are described below. This description omits a lot of details for brevity; a more detailed discussion of these models and the complete set of interpretation functions can be found in 1]. In the case of the IterSync AAU, although the number of iterations are known, the loop body contains one or more communication or synchronization calls. This AAU cannot be interpreted as described above since it is necessary to identify the calling time of each instance of the communication/synchronization calls. In this case, the loop body is partitioned into blocks without communication/synchronization and the communication/synchronization calls themselves. The interpretation function for the entire AAU is then de ned as a recursive equation such that the execution time of the current iteration is a function of the execution time of the previous iteration. Similarly, the calling and execution times of the communication/synchronization calls are also de ned recursively. The nal case is a non-deterministic iterative structure (IterND) where the number of iterations or the execution of the loop body are not known. For example the number of iterations may depend on the execution of the loop body as in the while loop, or the execution of the loop body varies from iteration to iteration. In this case performance is predicted by unrolling the iterations using functional interpretation and interpreting the performance of each iteration sequentially.
Modeling of Conditional Flow-Control Structures: The execution time for a conditional ow control structure is broken down into three components: (1) the overhead associated with each condition tested (i.e. every \if", \elseif", etc.), (2) an additional overhead for the branch associated with a true condition, and (3) the time required to execute the body associated with the true condition. The interpretation function for the conditional AAU is a weighted sum of the interpreted performances of each of its branches; the weights evaluate to 1 or 0 during interpretation depending on whether the branch is taken or not. Functional interpretation is used to resolve the execution ow. Modeling of CondtD and CondtSync AAU's is similar to the corresponding iterative AAU's described above.
Modeling Access to the Memory Hierarchy: Access to the memory hierarchy of a computing element is modeled using heuristics based on the access patterns in the application description and the physical structure of the hierarchy. In the current implementation, application access patterns are approximated during interpretation by maintaining an access count and a detected miss count at the program level and by associating with each program variable, a local access count, the last access o set (in case of arrays), and values of both program level counters at the last access. A simple heuristic model uses these counts and the size of the cache block, its associativity and the replacement algorithm, to estimate cache misses for each AAU. This model is computationally e cient and provides the required accuracy as can be seen from the results that presented in Section 5.
The f overlap factor could be a typical (or explicitly de ned) value de ned for the system. Alternately the user can de ne this factor for the particular application or could experiment with di erent values.
Supporting User Experimentation: The interpretation engine provides support for two types of user experimentation:
Experimentation with run-time situations, e.g. computation and communications loads.
Experimentation with system parameters, e.g. processing capability, memory size, communication channel bandwidth.
The e ects of each experiment on application performance is modeled by abstracting its e ect on the parameters exported by the system and application modules and setting their values accordingly. Heuristics are used to perform this abstraction. For example, the e ect of increased network load on a particular communication channel is modeled by decreasing the e ective available bandwidth on that channel. An appropriate scaling factor is then de ned which is used to scale the parameters exported by the C/S component associated with the communication channel. Similarly, doubling the bandwidth e ectively decreases the transmission time over the channel; while increasing the cache size will re ect on the miss rate.
Output Module
The output module provides an interactive interface through which the user can access estimated performance statistics. The user has the option of selecting the type of information and the level at which the information is to be displayed. Available information includes cumulative execution times, the communication time/computation time breakup, existing overheads and wait times. This information can be obtained for an individual AAU, cumulatively for a branch of the AAG (i.e. sub-AAG), or for the entire AAG.
An Overview of HPF/Fortran 90D
High Performance Fortran (HPF) 2] is based on the research language Fortran 90D developed jointly by Syracuse University and Rice University and has the overriding goal to produce a dialect of Fortran that can be used on a variety of parallel machines, providing portable, high-level expression to data parallel algorithms. The idea behind HPF (and Fortran 90D) is to develop a minimal set of extensions to Fortran 90 to support the data parallel programming model. The incorporated extensions provide a means for explicit expression of parallelism and data mapping. These extensions include compiler directives which are used to advise the compiler on how data objects should be assigned to processor memories, and new language features like the forall statement and construct. HPF/Fortran 90D adopts a two level mapping using the PROCESSORS, ALIGN, DISTRIBUTE, and TEMPLATE directives to map data objects to abstract processors. The data objects (typically array elements) are rst aligned with an abstract index space called a template. The template is then distributed onto a rectilinear arrangement of abstract processors. The mapping of abstract processors to physical processors is implementation dependent. Data objects not explicitly distributed are mapped according to an implementation dependent default distribution (e.g. replication). Supported distributions types include BLOCK and CYCLIC. Use of the directives is shown in Figure 6 .
Our current implementation of the HPF/Fortran 90D compiler and performance prediction framework supports a formally de ned subset of HPF. The term HPF/Fortran 90D in the rest of this document refers to this subset. 4 Design of the HPF/Fortran 90D Performance Prediction Framework
The HPF/Fortran 90D performance prediction framework is based on the HPF source-to-source compiler technology 3] which translates HPF into loosely synchronous, SPMD (single program, multiple data) Fortran 77 + Message-Passing codes. It uses this technology in conjunction with the performance interpretation model to provide performance estimates for HPF/Fortran 90D applications on a distributed memory MIMD multicomputer. HPF/Fortran 90D performance prediction is performed in two phases: Phase 1 uses HPF compilation technology to produce a SPMD program structure consisting of Fortran 77 plus calls to run-time routines. Phase 2 then uses the interpretation approach to abstract and interpret the performance of the application. These two phases are described below:
Phase 1 -Compilation
The compilation phase uses the same front-end as the HPF/Fortran 90D compiler. Given a syntactically correct HPF/Fortran 90D program, phase 1 parses the program to generate a parse tree and transforms array assignment and where statements to equivalent forall statements. Compiler directives are used to partition the data and computation among the processors and parallel constructs in the program are converted into loops or nested loops. Required communication are identi ed and appropriate communication calls are inserted. The output of this phase is a loosely synchronous SPMD program structure consisting of alternating phases of local computation and global communication.
Phase 2 -Interpretation
Phase 2 is implemented as a sequence of parses: (1) The abstraction parse generates the application abstraction graph (AAG) and synchronized application abstraction graph (SAAG); (2) The interpretation parse performs the actual interpretation using the interpretation algorithm; and (3) The output parse generates the required performance metrics.
Abstraction Parse: The abstraction parse intercepts the SPMD program structure produced in phase 1 and abstracts its execution and communication structures to generate the corresponding AAG and SAAG (as de ned in Section 2). A communication table (global communication structure) is generated to store the speci cations and status of each communication/synchronization. The compiler symbol table is extended in this parse by tagging all variables that are critical (a critical variable being de ned as a variable whose value e ects the ow of execution, e.g. a loop limit). Critical variables are then resolved using functional interpretation by tracing their de nition paths. If this is not possible, or if they are external inputs, the user is prompted for their values. If a critical variable is de ned within an iterative structure, the user has the option of either explicitly de ning the value of that variable or instructing the system to unroll the loop so as to compute its value. Access information required to model accesses to the memory hierarchy is abstracted from the input program structure in this parse and stored in the extended symbol table.
The nal task of the abstraction parse is the clustering of consecutive Seq AAU's into a single AAU. The granularity of clustering can be speci ed by the user; the tradeo here being estimation time versus estimation accuracy. At the nest level, each Seq AAU abstracts a single statement of the application description.
Interpretation Parse: The interpretation parse performs the actual performance interpretation using the interpretation model described above. For each AAU in the SAAG, the corresponding interpretation function is used to generate performance measures associated with it. Metrics maintained at each AAU are its computation, communication and overheads times, and the value of the global clock. In addition, metrics speci c to each AAU type (e.g. wait and transmission times for a Comm AAU) are also maintained. Cumulative metrics are maintained for the entire SAAG, and for each compound AAU. The interpretation parse has provisions to take into consideration a set of system compiler optimizations (for the generated Fortran 77 + Message Passing code) such as loop re-ordering and inline expansion. These can be turned on or o by the user.
Output Parse The nal parse communicates estimated performance metrics to the user. The output interface provides three types of outputs. The rst type is a generic performance pro le of the entire application broken up into its communication, computation and overhead components. Similar measures for each individual AAU and for sub-graphs of the AAG are also available. The second form of output allows the user to query the system for the metrics associated with a particular line (or a set of lines) of the application description. Finally, the system can generate an interpretation trace which can be used as input to a performance visualization package. The user can then use the capabilities provided by the package to analyze the performance of the application.
Abstraction & Interpretation HPF/Fortran 90D Parallel Constructs
The abstraction/interpretation of the HPF/Fortran 90D parallel constructs i.e. forall, array assignment and where is described below:
forall Statement: The forall statement generalizes array assignments to handle new shapes of arrays by specifying them in terms of array elements or sections. The element array may be masked with a scalar logical expression. Its semantics are an assignment to each element or section (for which the mask expression evaluates true) with all the right-hand sides being evaluated before any left-hand sides are assigned. The order of iteration over the elements is not xed. Examples of its use are: Phase 1 translates the forall statement into a three level structure consisting of a collective communication level, a local computation level and another collective communication level, to be executed by each processor. This three level structure is based on the \owner computes rule". The processor that is assigned an iteration of the forall loop is responsible for computing the right-hand-side expression of the assignment statement while the processors that owns an array element used in the left-hand side or right-hand side of the assignment statement must communicate that element to the processor performing the computation. 
Abstraction of the iPSC/860 System
Abstraction of the iPSC/860 hypercube system to generate the corresponding SAG was performed o -line using a combination of assembly instruction counts, measured timings and system speci cations. The processing and memory components were generated using system speci cation provided by the vendor, while iterative and conditional overheads were computed using instruction counts. The communication component was parameterized using benchmarking runs. These parameters abstracted both low-level primitives as well as the high-level collective communication library used by the compiler. Benchmarking runs were also used to parameterize the HPF parallel intrinsic library. The intrinsics included circular shift (cshift), shift to temporary (tshift), global sum operation (sum), global product operation (product), and the maxloc operation which returns the location of the maximum in a distributed array. Some of the parameters exported by each component of the i860 cube are summarized in Table 2 . Sample values for these parameters can be found in 1]. Characterization of the SRM (System Resource Manager) and the communication channel connecting the SRM to i860 cube was performed in a similar manner.
Validation/Evaluation of the Interpretation Framework
In this section we present numerical results obtained using the current implementation of the HPF/Fortran 90D performance prediction framework. In addition to validating the viability of the interpretive approach, this section has the following objectives:
1. To validate the accuracy of the performance prediction framework for applications on a high performance computing system. The aim is to show that the predicted performance metrics are accurate enough to provide realistic information about the application performance and to be used as a basis for design tuning.
2. To demonstrate the application of the framework and the metrics generated to HPC application development. The results presented illustrate the utility of the framework for the following:
Application design and directive selection. Experimentation with system and run-time parameters. Application performance debugging.
3. To demonstrate the usability (ease of use) of the performance interpretation framework and its coste ectiveness.
The high performance computing system used for the validation is an iPSC/860 hypercube connected to a 80386 based host processor. The particular con guration of the iPSC/860 consists of eight i860 nodes. Each node has a 4 KByte instruction cache, 8 KByte data cache and 8 MBytes of main memory. The node operates at a clock speed of 40 MHz and has a theoretical peak performance of 80 MFlop/s for single precision and 40 MFlop/s for double precision. The validation application set was selected from the NPAC 2 HPF/Fortran 90D Benchmark Suite. The suite consists of a set of benchmarking kernels and \real-life" applications and is designed to evaluate the e ciency of the HPF/Fortran 90D compiler and speci cally, automatic data-mapping schemes. The selected application set includes kernels from standard benchmark sets like the Livermore Fortran Kernels and the Purdue Benchmark Set, as well as real computational problems. The applications are listed in Table 3 .
Validating Accuracy of the Framework
Accuracy of the interpretive performance prediction framework is validated by comparing estimated execution times with actual measured times. For each application, the experiment consisted of varying the problem size and number of processing elements used. Measured timings represent an average taken over 1000 runs. The results obtained are summarized in Table 4 . Error values listed (and plotted) are percentages of the measured time and represent maximum/minimum absolute errors over all problem sizes and Table 3 : Validation Application Set system sizes. For example, the N-Body computation was performed for 16 to 4094 bodies on 1, 2, 4, and 8 nodes of the iPSC/860. The minimum absolute error between estimated and measured times was 0.09% of the measured time while the maximum absolute error was 5.9%. Plots for estimated and measured execution times are included in Appendix A.
The obtained results show that in the worst case, the interpreted performance is within 20% of the measured value, the best case error being less than 0.001%. The larger errors are produced by the benchmark kernels which have been speci cally coded to task the compiler. Further, it was found that the interpreted performance typically lies within the variance of the measured times over the 1000 iterations. This indicates that the main contributors to the error are the tolerance of the timing routines and uctuations in the system load. The objective of the predicted metrics is to serve either as the rst-cut performance estimate of an application or as a relative performance measure to be used as a basis for design tuning. In either case, the interpreted performance is accurate enough to provide the required information.
Application of the Interpretive Framework to HPC Application Development
The application of the interpretive performance prediction framework to HPC application development is illustrated by validating its utility for the following: (1) selection of appropriate HPF/Fortran 90D directives based on the predicted performance, (2) experimentation with larger system con gurations, varying system parameters, and with di erent run-time scenarios, and (3) 
Appropriate Directive Selection
To demonstrate the utility of the interpretive framework in selecting HPF compiler directives we compare the performance of the Laplace solver for 3 di erent distributions (DISTRIBUTE directive) of the template, namely (BLOCK,BLOCK), (BLOCK,*) and (*,BLOCK), and corresponding alignments (ALIGN directive) of the data elements to the template. These three distributions (on 4 processors) are shown in Figure 8 and the corresponding HPF/Fortran 90D descriptions are listed in Table 5 . Figures 9-12 compare the performance of each of the three cases for di erent system sizes using both, measured times and estimated times. These graphs can be used to select the best directives for a particular problem size and system For the Laplace solver, the (BLOCK,*) distribution is the appropriate choice. Further, since the maximum absolute error between the estimated and measured times is less than 1%, the directive selection can be accurately made using the interpretive framework. Using the interpretive framework is also signi cantly more cost-e ective as will be demonstrated in Section 5.3.
In the above experiment, performance interpretation was source driven and can be automated. This exposes the utility of the framework as a basis for an intelligent compiler capable of selecting appropriate directives and data decompositions. Similarly, it can also enable such a compiler to select code optimizations such as the granularity of the computation phase per communication phase in the loosely synchronous computation model.
Experimentation with System/Run-Time Parameters
Results presented in this section demonstrate the use of the interpretive framework for evaluating the e ects of di erent system and run-time parameters on the application performance. The following experiments were conducted: E ect of Varying Processor Speed: In this experiment we evaluate the e ect of increasing/decreasing the speed of each processor in the iPSC/860 system on application performance. The results are shown in Figure 13 for speeds 2 times (100% processor speed increase), 3 times (200% processor speed increase), and 4 times (300% processor speed increase) the i860 processor speed. Such an evaluation enables the developer to visualize how the application will perform on a faster (prospective) machine or alternately if it has be run on a slower processor. It can also be used to evaluate the bene ts of upgrading to a faster processor system. E ect of Varying Interconnection Bandwidth: The e ect of varying the interconnect bandwidth on the application performance is shown in Figure 14 . The increase/decrease in application execution times is greater for larger processor con gurations as illustrated in Figure 15 (negative percentages indicate a decrease in execution time or network bandwidth).
E ect of Varying Network Load: Figure 16 shows the interpreted e ects of network load on application performance. It can be seen that the performance deteriorates rapidly as the network gets saturated. Further, the e ect of network load is more pronounced for larger system con gurations as illustrated in Figure 17 .
Experimentation with Larger System Con gurations: In this experiment we experiment with larger system con gurations than physically available (i. The ability to experiment with system parameters not only allows the user to evaluate the application characteristics, but also enables the evaluation of new and di erent system con gurations. This exposes the potential of the framework as a design evaluation tool for system architects. Experimentation with run-time parameter enables the developer to test the robustness of the design and to modify it to account for di erent run-time scenarios. 
Application Performance Debugging
The metrics generated by the interpretive framework can be used to analyze the performance contribution of di erent parts of the application description and to view their computation time/communication time breakup. This is illustrated below using two applications. Application performance debugging using conventional means involves instrumentation, execution and data collection, and post-processing this data. Further, this process requires a running application and has to be repeated to evaluate each design. Using the interpretive framework, this information is available, at all levels required, during application development.
Validating Usability of the Interpretive Framework
The interpreted performance estimates for the experiments described above were obtained using the interpretive framework running on a Sparcstation 1+. The framework provides a friendly menu-driven, graphical user interface to work with and requires no special hardware other than a conventional workstation and a windowing environment. Application characterization is performed automatically (unlike most approaches) while system abstraction is performed o -line and only once. Application parameters and directives were varied from within the interface itself. Typical experimentation on the iPSC/860 (to obtain measured execution times) consisted of editing code, compiling and linking using a cross compiler (compiling on the front end (or SRM) is not allowed to reduce its load), transferring the executable to the iPSC/860 front end, loading it onto the i860 node and then nally running it. The process had to be repeated for each instance of each experiment. Relative experimentation times for di erent implementation of the Laplace Solver (Section 5.2.1) using measurements and the performance interpreter are shown in Figure 24 . Experimentation using the interpretive approach required approximately 10 minutes for each of the three implementation. Experimentation using measurements however, took a minimum 27 minutes (for the (Blk,*) implementation) and required almost 1 hour for the (*,Blk) case. Clearly, the measurements approach is not feasible, specially when a large number of options have to be evaluated. Further, the iPSC/860, being an expensive resource, is shared by various development groups in the organization. Consequently, its usage can be restrictive and the required con guration may not be immediately available. The comparison above validates the convenience and cost-e ectiveness of the framework for experimentation during application development. A simulation based approach is used in the SiGLe system (Simulator at Global Level) 8] which provides special description languages to describe the architecture, application and the mapping of the application onto the architecture.
An evaluation approach based on instrumentation, data collection and post-processing has been proposed by Darema et al. 9] . Balasundaram et al. 10] use`training routines" to benchmark the performance of the architecture and then use this information to evaluate di erent data decompositions.
The PPPT system 11] uses monitoring techniques to pro le the execution of the application program on a single processor, and to derive sequential program parameters such as conditional branch probabilities, loop iteration counts, and frequency counts for each statement type. The user is required to provide a characteristic set of input data for this pro ling run. Obtained information is then used by the static parameter based performance prediction tool to estimate performance information for the parallelized (SPMD) application program on a distributed memory system. A hybrid approach is presented in 12] where the runtime of each node of a stochastic graph representing the application is modeled as a random variable. The distributions of these random variables are then obtained using hardware monitoring.
The layered approach presented in 13] uses a methodology based on application and system characterization. The developer is required to characterize the application as an execution graph and de ne its resource requirements in this system.
Conclusions and Future Work
Evaluation tools form a critical part of any software development environment as they enable the developer to evaluate di erent design choices available at various stages of application development, and make the most appropriate selection. These tools, in symbiosis with other development tools, complete the feedback loop of the \develop-evaluate-tune" cycle.
In this paper, we described a novel interpretive approach for accurate and cost-e ective performance prediction on high performance computing systems. A comprehensive characterization methodology is used to abstract the system and application components of the HPC environment into a set of well de ned parameters. An interpreter engine then interprets the performance of the abstracted application in terms of the parameters exported by the abstracted system. A source-driven HPF/Fortran 90D performance prediction framework based on the interpretive approach has been implemented as part of the HPF/Fortran 90D integrated application development environment. The current implementation of the environment framework is targeted to the iPSC/860 hypercube multicomputer system. Numerical results using benchmarking kernels and application from the NPAC HPF/Fortran 90D Benchmark Suite were presented to validate the accuracy, utility, and usability of the performance prediction framework. The use of the framework for selecting appropriate compiler directives, for application performance debugging and for experimentation with run-time and system parameters was demonstrated.
We are currently working on developing an intelligent HPF/Fortran 90D compiler based on the source based interpretation model. This tool will enable the compiler to automatically evaluate directives and transformation choices and optimize the application at compile time. Future development of the framework will involve moving it to high performance distributed computing systems and exploiting its potential as a system design evaluation tool.
A Accuracy of the Interpretation Framework Estimated and measured execution times corresponding to the results summarized in Table 4 
